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Abstract
Using efficient point-to-point communication channels is critical for
implementing fine grained parallel program on modern shared cache multi-
core architectures.
This report discusses in detail several implementations of wait-free
Single-Producer/Single-Consumer queue (SPSC), and presents a novel
and efficient algorithm for the implementation of an unbounded wait-free
SPSC queue (uSPSC). The correctness proof of the new algorithm, and
several performance measurements based on simple synthetic benchmark
and microbenchmark, are also discussed.
1 Introduction
This report focuses on Producer-Consumer coordination, and in particular on
Single-Producer/Single-Consumer (SPSC) coordination. The producer and the
consumer are concurrent entities, i.e. processes or threads. The first one pro-
duces items placing them in a shared structure, whereas the the second one
consumes these items by removing them from the shared structure. Different
kinds of shared data structures provide different fairness guarantees. Here, we
consider a queue data structure that provides First-In-First-Out fairness (FIFO
queue), and we assume that Producer and Consumer share a common address
space, that is, we assume threads as concurrent entities.
In the end of ’70s, Leslie Lamport proved that, under Sequential Consistency
memory model [10], a Single-Producer/Single-Consumer circular buffer 1 can
be implemented without using explicit synchronization mechanisms between
the producer and the consumer [9]. Lamport’s circular buffer is a wait-free
1A circular buffer can be used to implement a FIFO queue
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algorithm. A wait-free algorithm is guaranteed to complete after a finite number
of steps, regardless of the timing behavior of other operations. Differently, a
lock-free algorithm guarantees only that after a finite number of steps, some
operation completes. Wait-freedom is a stronger condition than lock-freedom
and both conditions are strong enough to preclude the use of blocking constructs
such as locks.
With minimal modification to Lamport’s wait-free SPSC algorithm, it results
correct also under Total-Store-Order and others weaker consistency models, but
it fails under weakly ordered memory model such as those used in IBM’s Power
and Intel’s Itanium architectures. On such systems, expensive memory barrier
(also known as memory fence) instructions are needed in order to ensure correct
load/store instructions ordering.
Maurice Herlihy in his seminal paper [5] formally proves that few simple
HW atomic instructions are enough for building any wait-free data structure
for any number of concurrent entities. The simplest and widely used primitive
is the compare-and-swap (CAS). Over the years, many works have been pro-
posed with focus on lock-free/wait-free Multiple-Producer/Multiple-Consumer
(MPMC) queue [13, 8, 12]. They use CAS-like primitives in order to guarantee
correct implementation.
Unfortunately, the CAS-like hardware primitives used in the implementa-
tions, introduce non-negligible overhead on modern shared-cache architectures,
so even the best MPMC queue implementation, is not able to obtain better
performance than Lamport’s circular buffer in cases with just 1 producer and 1
consumer.
FIFO queues are typically used to implement streaming networks [2, 14].
Streams are directional channels of communication that behave as a FIFO
queue. In many cases streams are implemented using circular buffer instead
of a pointer-based dynamic queue in order to avoid excessive memory usage.
Hoverer, when complex streaming networks have to be implemented, which
have multiple nested cycles, the use of bounded-size queues as basic data struc-
ture requires more complex and costly communication prtocols in order to avoid
deadlock situations.
Unbounded size queue are particularly interesting in these complex cases,
and in all the cases where it is extremely difficult to choose a suitable queue size.
As we shall see, it is possible to implement a wait-free unbounded SPSC queue
by using Lamport’s algorithm and dynamic memory allocation. Unfortunately,
dynamic memory allocation/deallocation is costly because they use locks to
protect internal data structures, hence introduces costly memory barriers.
In this report it is presented an efficient implementation of an unbounded
wait-free SPSC FIFO queue which makes use only of a modified version of
the Lamport’s circular buffer without requiring any additional memory barrier,
and, at the same time, minimizes the use of dynamic memory allocation. The
novel unbounded queue implementation presented here, is able to speed up
producer-consumer coordination, and, in turn, provides the basic mechanisms
for implementing complex streaming networks of cooperating entities.
The remainder of this paper is organized as follows. Section 2 reminds
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1 bool push(data) {
2 if (( tail +1 mod N)==head )
3 return false; // buffer full
4 buffer [ tail ]=data;
5 tail = tail+1 mod N;
6 return true;
7 }
8 bool pop(data) {
9 if (head==tail)
10 return false; // buffer empty
11 data = buffer[head];
12 head = head+1 mod N;
13 return true;
14 }
Figure 1: Lamport’s circular buffer push and pop methods pseudo-code. At the
beginning head=tail=0.
1 bool push(data) {
2 if (buffer [ tail ]==BOTTOM) {
3 buffer [ tail ]=data;
4 tail = tail+1 mod N;
5 return true;
6 }
7 return false; // buffer full
8 }
9
10 bool pop(data) {
11 if (buffer [head]!=BOTTOM) {
12 data = buffer[head];
13 buffer [head] = BOTTOM;
14 head = head+1 mod N;
15 return true;
16 }
17 return false; // buffer empty
18 }
Figure 2: P1C1-buffer buffer pseudocode. Modified version of the code presented
in [6]. The buffer is initialized to BOTTOM and head=tail=0 at the beginning.
Lamport’s algorithm and also shows the necessary modifications to make it
work efficiently on modern shared-cache multiprocessors. Section 3 discuss the
extension of the Lamport’s algorithm to the unbounded case. Section 4 presents
the new implementations with a proof of correctness. Section 5 presents some
performance results, and Sec. 6 concludes.
2 Lamport’s circular buffer
In Fig. 1 the pseudocode of the push and pop methods of the Lamport’s circular
buffer algorithm, is sketched. The buffer is implemented as an array of N
entries.
Lamport proved that, under Sequential Consistency [10], no locks are needed
around pop and push methods, thus resulting in a concurrent wait-free queue
implementation. If Sequential Consistency requirement is released, it is easy to
see that Lamport’s algorithm fails. This happens for example with the PowerPC
architecture where write to write relaxation is allowed (W →W using the same
notation used in [1]), i.e. 2 distinct writes at different memory locations may be
executed not in program order. In fact, the consumer may pop out of the buffer
a value before the data is effectively written in it, this is because the update of
the tail pointer (modified only by the producer) can be seen by the consumer
before the producer writes in the tail position of the buffer. In this case, the
test at line §1. would be passed even though buffer[head] contains stale data.
Few simple modifications to the basic Lamport’s algorithm, allow the correct
execution even under weakly ordered memory consistency model. To the best
of our knowledge such modifications have been presented and formally proved
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correct for the first time by Higham and Kavalsh in [6]. The idea mainly consists
in tightly coupling control and data information into a single buffer operation by
using a know value (called BOTTOM), which cannot be used by the application.
The BOTTOM value is used to indicate whether there is an empty buffer slot,
which in turn indicates an available room in the buffer to the producer and the
empty buffer condition to the consumer.
With the circular buffer implementation sketched in Fig. 2, the consistency
problem described for the Lamport’s algorithm cannot occur provided that the
generic store buffer[i]=data is seen in its entirety by a processor, or not at all,
i.e. a single memory store operation is executed atomically. To the best of our
knowledge, this condition is satisfied in any modern general-purpose processor
for aligned memory word stores.
As shown by Giacomoni et all. in [3], Lamport’s circular buffer algorithm
results in cache line thrashing on shared-cache multiprocessors, as the head and
tail buffer pointers are shared between consumer and producer. Modifications
of pointers, at lines §1. and §1., turn out in cache-line invalidation (or up-
date) traffic among processors, thus introducing unexpected overhead. With the
implementation in Fig. 2, the head and the tail buffer pointers are always in
the local cache of the consumer and the producer respectively, without incurring
in cache-coherence overhead since they are not shared.
When transferring references through the buffer rather than plain data val-
ues, a memory fence is required on processors with weakly memory consistency
model, in which stores can be executed out of program order. In fact, without
a memory fence, the write of the reference in the buffer could be visible to the
consumer before the referenced data has been committed in memory. In the
code in Fig. 2, a write-memory-barrier (WMB) must be inserted between line
§1. and line §1..
The complete code of the SPSC circular buffer is shown in Fig. 3.
2.1 Cache optimizations
Avoiding cache-line thrashing due to false-sharing is a critical aspect in shared-
cache multiprocessors. Consider the case where two threads sharing a SPSC
buffer are working in lock step. The producer produces one task at a time while
the consumer immediately consumes the task in the buffer. When a buffer
entry is accessed, the system reads a portion of memory containing the data
being accessed placing it in a cache line. The cache line containing the buffer
entry is read by the consumer thread which only consumes one single task. The
producer than produces the next task pushing the task into a subsequent entry
into the buffer. Since, in general, a single cache line contains several buffer
entries (a typical cache line is 64bytes, whereas a memory pointer on a 64bit
architecture is 8 bytes) the producer’s write operation changes the cache line
status invalidating the whole contents in the line. When the consumer tries
to consume the next task the entire cache line is reloaded again even if the
consumer tries to access a different buffer location. This way, during the entire
computation the cache lines containing the buffer entries bounce between the
4
1 class SPSC buffer {
2 private:
3 volatile unsigned long pread;
4 long padding1[longxCacheLine−1];
5 volatile unsigned long pwrite;
6 long padding2[longxCacheLine−1];
7 const size t size ;
8 void ∗∗ buf;
9 public:
10 SWSR Ptr Buffer(size t n, const bool=true):
11 pread(0),pwrite(0), size (n),buf(0) {
12 }
13 ˜SWSR Ptr Buffer() { if (buf):: free (buf); }
14
15 bool init() {
16 if (buf) return false;
17 buf = (void ∗∗)::malloc(size∗sizeof(void∗));
18 if (!buf) return false;
19 bzero(buf, size∗sizeof(void∗));
20 return true;
21 }
22
23 bool empty() { return (buf[pread]==NULL);}
24 bool available() { return (buf[pwrite]==NULL);}
25
26 bool push(void ∗ const data) {
27 if ( available ()) {
28 WMB();
29 buf[pwrite] = data;
30 pwrite += (pwrite+1 >= size) ? (1−size): 1;
31 return true;
32 }
33 return false;
34 }
35 bool pop(void ∗∗ data) {
36 if (empty()) return false;
37 ∗data = buf[pread];
38 buf[pread]=NULL;
39 pread += (pread+1 >= size) ? (1−size): 1;
40 return true;
41 }
42 };
Figure 3: SPSC circular buffer implementation.
producer and the consumer private caches incurring in extra overhead due to
cache coherence traffic. The problem arises because the cache coherence protocol
works at cache line granularity and because the “distance” between the producer
and the consumer (i.e. |pwrite − pread|) is less than or equal to the number
of tasks which fill a cache line (on a 64bit machine with 64bytes of cache line
size the critical distance is 8). In order to avoid false sharing between the head
and tail pointers in the SPSC queue, a proper amount of padding in required
to force the two pointers to reside in different cache lines (see for example Fig.
3). In general, the thrashing behavior can be alleviated if the producer and the
consumer are forced to work on different cache lines, that is, augmenting the
“distance”.
The FastForward SPSC queue implementation presented in [3] improves
Lamport’s circular buffer implementation by optimizing cache behavior and
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preventing cache line thrashing. FastForward temporally slips the producer and
the consumer in such a way that push and pop methods operate on different
cache lines. The consumer, upon receiving its first task, spins until an appropri-
ate amount of slip (that is the number of tasks in the queue reach a fixed value)
is established. During the computation, if necessary, the temporal slipping is
maintained by the consumer through local spinning. FastForward obtains a
performance improvement of 3.7 over Lamport’s circular buffer when temporal
slipping optimization is used.
A different approach named cache line protection has been used in MCRing-
Buffer [11]. The producer and consumer thread update private copies of the
head and tail buffer pointer for several iterations before updating a shared copy.
Furthermore, MCRingBuffer performs batch update of control variables thus
reducing the frequency of writing the shared control variables to main memory.
A variation of the MCRingBuffer approach is used in Liberty Queue [7].
Liberty Queue shifts most of the overhead to the consumer end of the queue.
Such customization is useful in situations where the producer is expected to be
slower than the consumer.
Multipush method. Here we present a sligtly different approach for reduc-
ing cache-line trashing which is very simple and effective, and does not introduce
any significant modification to the basic SPSC queue implementation. The ba-
sic idea is the following: instead of enqueuing just one item at a time directly
into the SPSC buffer, we can enqueue the items in a temporary array and then
submit the entire array of tasks in the buffer using a proper insertion order.
We added a new method called mpush to the SPSC buffer implementation (see
Fig.12), which has the same interface of the push method but inserts the data
items in a temporary buffer of fixed size. The elements in the buffer are written
in the SPSC buffer only if the local buffer is full or if the flush method is
called. The multipush method gets in input an array of items, and writes the
items into the SPSC buffer in backward order. The backward order insertions,
is particularly important to reduce cache trashing, in fact, in this way, we en-
force a distance between the pread and the pwrite pointers thus reducing the
cache invalidation ping-pong. Furthermore, writing in backward order does not
require any other control variables or synchronisation.
This simple approach increase cache locality by reducing the cache trashing.
However, there may be two drawbacks:
1. we pay an extra copy for each element to push into the SPSC buffer
2. we could increase the latency of the computation if the consumer is much
faster than the producer.
The first point, in reality, is not an issue because the cost of extra copies
are typically amortized by the better cache utilization. The second point might
represent an issue for applications exhibiting very strict latency requirements
that cannot be balanced by an increased throughput (note however that this is
a rare requirement in a streaming application). In section 5, we try to evaluate
experimentally the benefits of the proposed approach.
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1 bool multipush(void ∗ const data[], int len) {
2 unsigned long last = pwrite + ((pwrite+ −−len >= size) ? (len−size): len);
3 unsigned long r = len−(last+1), l=last, i ;
4 if (buf[ last ]==NULL) {
5 if ( last < pwrite) {
6 for(i=len;i>r;−−i,−−l)
7 buf[ l ] = data[i ];
8 for(i=(size−1);i>=pwrite;−−i,−−r)
9 buf[ i ] = data[r ];
10 } else
11 for(register int i=len;i>=0;−−i)
12 buf[pwrite+i] = data[i ];
13
14 WMB();
15 pwrite = (last+1 >= size) ? 0 : ( last+1);
16 mcnt = 0; // reset mpush counter
17 return true;
18 }
19 return false;
20 }
21
22 bool flush() {
23 return (mcnt ? multipush(multipush buf,mcnt) : true);
24 }
25
26 bool mpush(void ∗ const data) {
27 if (mcnt==MULTIPUSH BUFFER SIZE)
28 return multipush(multipush buf,MULTIPUSH BUFFER SIZE);
29
30 multipush buf[mcnt++]=data;
31
32 if (mcnt==MULTIPUSH BUFFER SIZE)
33 return multipush(multipush buf,MULTIPUSH BUFFER SIZE);
34
35 return true;
36 }
37
Figure 4: Methods added to the SPSC buffer to reduce cache trashing.
3 Unbounded List-Based Wait-Free SPSC Queue
Using the same idea of the Lamport’s circular buffer algorithm, it is possible
to implement an unbounded wait-free SPSC queue using a list-based algorithm
and dynamic memory allocation/deallocation. The implementation presented
here has been inspired by the work of Hendler and Shavit in [4], although it is
different in several aspects. The pseudocode is sketched in Fig. 5.
The algorithm is very simple: the push method allocates a new Node data
structure containing the real value to push into the queue and a pointer to the
next Node structure. The tail pointer is adjusted to point to the current Node.
The pop method gets the current head Node, sets the data value, adjusts the
head pointer and, before exiting, deallocates the head Node.
In the general case, the main problem with the list-based implementation
of queues is the dynamic memory allocation/deallocation of the Node structure.
In fact, dynamic memory management operations, typically, use lock to enforce
mutual exclusion to protect internal shared data structures, so, much of the
benefits gained using lock-free implementation of the queue are eventually lost.
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12 bool push(data) {
3 Node ∗ n = allocnode(data);
4 WMB();
5 tail−>next = n;
6 tail = n;
7 return true;
8 }
9
10 bool pop(data) {
11 if (head−>next != NULL) {
12 Node ∗ n = (Node ∗)head;
13 data = (head−>next)−>data;
14 head = head−>next;
15 deallocnode(n);
16 return true;
17 }
18 return false; // queue empty
19 }
Figure 5: Unbounded list-based SPSC queue implementation.
1 class SPSC dynBuffer {
2 struct Node {
3 void ∗ data;
4 struct Node ∗ next;
5 };
6 volatile Node ∗ head;
7 long pad1[longxCacheLine−sizeof(Node ∗)];
8 volatile Node ∗ tail ;
9 long pad2[longxCacheLine−sizeof(Node∗)];
10 SPSC Buffer cache;
11 private:
12 Node ∗ allocnode() {
13 Node ∗ n = NULL;
14 if (cache.pop((void ∗∗)&n)) return n;
15 n = (Node ∗)malloc(sizeof(Node));
16 return n;
17 }
18 public:
19 SPSC dynBuffer(int size):cache(size) {
20 Node ∗ n=(Node ∗)::malloc(sizeof(Node));
21 n−>data = NULL; n−>next = NULL;
22 head=tail=n; cache. init () ;
23 }
24
25 ˜SPSC dynBuffer() { ... }
26
27 bool push(void ∗ const data) {
28 Node ∗ n = allocnode();
29 n−>data = data; n−>next = NULL;
30 WMB();
31 tail−>next = n;
32 tail = n;
33 return true;
34 }
35 bool pop(void ∗∗ data) {
36 if (head−>next) {
37 Node ∗ n = (Node ∗)head;
38 ∗data = (head−>next)−>data;
39 head = head−>next;
40 if (!cache.push(n)) free(n);
41 return true;
42 }
43 return false;
44 }
45 };
Figure 6: Unbounded list-based SPSC queue implementation with Node(s)
caching (dSPSC).
To mitigate such overhead, it is possible to use caching of list’s internal structure
(e.g. Node) [4]. The cache is by definition bounded in the number of elements
and so it can be efficiently implemented using a wait-free SPSC circular buffer
presented in the previous sections. Figure 6 shows the complete implementation
of the list-based SPSC queue when Node caching is used. In the following we
will refer to this implementation with the name dSPSC.
As we shall see in Sec. 5, caching strategies help in improving the perfor-
mance but are not sufficient to obtain optimal figures. This is mainly due to
the poor cache locality caused by lots of memory indirections. Note that the
number of elementary instruction per push/pop operation is greater than the
ones needed in the SPSC implementation.
8
4 Unbounded Wait-Free SPSC Queue
We now describe an implementation of the unbounded wait-free SPSC queue
combining the ideas described in the previous sections. We refer to the imple-
mentation with the name uSPSC.
The key idea is quite simple: the unbounded queue is based on a pool of wait-
free SPSC circular buffers (see Sec. 2). The pool of buffers automatically grows
and shrinks on demand. The implementation of the pool of buffers carefully try
to minimize the impact of dynamic memory allocation/deallocation by using
caching techniques like in the list-based SPSC queue. Furthermore, the use
of SPSC circular buffers as basic uSPSC data structure, enforce cache locality
hence provides better performance.
The unbounded queue uses two pointers: buf w that points to writer’s buffer
(the same of the tail pointer in the circular buffer), and a buf r that points to
reader’s buffer (the same of the head pointer). Initially both buf w and buf r
point to the same SPSC circular buffer. The push method works as follow. The
producer first checks whether there is an available room in the current buffer
(line §7.) and then push the data. If the current buffer is full, asks the pool
for a new buffer (line §7.), set the buf w pointer and push the data into the
new buffer.
The consumer first checks whether the current buffer is not empty and in
case pops the data. If the current buffer is empty, there are 2 possibilities:
1. there are no items to consume, i.e. the unbounded queue is really empty;
2. the current buffer is empty (i.e. the one pointed by buf r), but there may
be some items in the next buffer.
For the consumer point of view, the queue is really empty when the current
buffer is empty and both the read and write pointers point to the same buffer.
If the read and writer queue pointers differ, the consumer have to re-check the
current queue emptiness because in the meantime (i.e. between the execution
of the instruction §7. and §7.) the producer could have written some new
elements into the current buffer before switching to a new one. This is the most
subtle condition, if we switch to the next buffer but the current one is not really
empty, we definitely loose data. If the queue is really empty for the consumer,
the consumer switch to a new buffer releasing the current one in order to be
recycled by the buffer pool (lines §7.–§7.).
4.1 Correctness proof
Here we provide a proof of correctness for the uSPSC queue implementation
described in the previous section. By correctness, we mean that the consumer
extracts elements from the queue in the same order in which they were inserted
by the producer. The proof is based on the only assumption that the SPSC
circular buffer algorithm is correct. A formal proof of the correctness of the
SPSC buffer can be found in [6] and [3]. Furthermore, the previous assumption,
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1 class BufferPool {
2 SPSC dynBuffer inuse;
3 SPSC Buffer bufcache;
4 public:
5 BufferPool(int cachesize)
6 : inuse(cachesize) ,bufcache(cachesize) {
7 bufcache. init () ;
8 }
9 ˜BufferPool() {...}
10
11 SPSC Buffer ∗ const next w(size t size) {
12 SPSC Buffer ∗ buf;
13 if (!bufcache.pop(&buf)) {
14 buf = new SPSC Buffer(size);
15 if (buf−>init()<0) return NULL;
16 }
17 inuse.push(buf);
18 return buf;
19 }
20 SPSC Buffer ∗ const next r() {
21 SPSC Buffer ∗ buf;
22 return (inuse.pop(&buf)? buf : NULL);
23 }
24 void release(SPSC Buffer ∗ const buf) {
25 buf−>reset();
26 if (!bufcache.push(buf)) delete buf;
27 }
28 };
29 class uSPSC Buffer {
30 SPSC Buffer ∗ buf r;
31 long padding1[longxCacheLine−1];
32 SPSC Buffer ∗ buf w;
33 long padding2[longxCacheLine−1];
34 size t size ;
35 BufferPool pool;
36 public:
37 uSPSC Buffer(size t n)
38 :buf r(0) ,buf w(0),size ( size ) ,
39 pool(CACHE SIZE) {}
40 ˜uSPSC Buffer() { ... }
41
42 bool init() {
43 buf r = new SPSC Buffer(size);
44 if (buf r−>init()<0) return false;
45 buf w = buf r;
46 return true;
47 }
48 bool empty() {return buf r−>empty();}
49 bool available(){return buf w−>available()
;}
50
51 bool push(void ∗ const data) {
52 if (! available ()) {
53 SPSC Buffer ∗ t = pool.next w(size);
54 if (! t) return false;
55 buf w = t;
56 }
57 buf w−>push(data);
58 return true;
59 }
60 bool pop(void ∗∗ data) {
61 if (buf r−>empty()) {
62 if (buf r == buf w) return false;
63 if (buf r−>empty()) {
64 SPSC Buffer ∗ tmp = pool.next r();
65 if (tmp) {
66 pool. release (buf r) ;
67 buf r = tmp;
68 }
69 }
70 }
71 return buf r−>pop(data);
72 }
73 };
Figure 7: Unbounded wait-free SPSC queue implementation.
implies that memory word read and write are executed atomically. This is one of
the main assumption for the proof of correctness for the SPSC wait-free circular
buffer [3]. To the best of our knowledge, this condition is satisfied in any modern
CPUs.
The proof is straightforward. If buf r differs from buf w, the execution is
correct because there is no data sharing between producer and consumer (the
push method uses only the buf w pointer, whereas the pop method uses only the
buf r pointer), since the producer and the consumer use different SPSC buffer.
If buf r is equal to buf w (both the producer and the consumer use the same
SPSC buffer) and the buffer is neither seen full nor empty by the producer and
the consumer, the execution is correct because of the correctness of the SPSC
circular buffer. So, we have to prove that if buf r is equal to buf w and the buffer
is seen full or empty by the producer and/or by the consumer respectively, the
execution of the push and pop methods are always correct.
The previous sentence has only one subtle condition worth proving: buf r is
equal to buf w and the producer sees the buffer full whereas the consumer sees
the buffer empty. This sound strange but it is not.
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Suppose that the internal SPSC buffers used in the implementation of the
uSPSC queue has only a single slot (size=1). Suppose also that the consumer try
to pop one element out of the queue, and the queue is empty. Before checking
the condition at line §7., the producer inserts an item in the queue and try
to insert a second one. At the second insert operation, the producer gets a new
buffer because the current buffer is full (line §7.), so, the buf w pointer changes
pointing to the new buffer (line §7.). Since we have not assumed anything
about read after write memory ordering (R→W using the same notation as in
[1]), we might suppose that the write of the buf w pointer is immediately visible
to the consumer end such that for the consumer results buf r different from
buf w at line §7.. In this case, if the consumer sees the buffer empty in the
next test (line §7.), the algorithm fails because the first element pushed by the
produces is definitely lost. So, depending on the memory consistency model, we
could have different scenarios. Consider a memory consistency model in which
W → W program order is respected. In this case, the emptiness check at line
§7. could never fail because a write in the internal SPSC buffer (line §3.)
cannot bypass the update of the buf w pointer (line §7.). Instead, if W →W
memory ordering is relaxed, the algorithm fails if the SPSC buffer has size 1,
but it works if SPSC internal buffer has size greater than 1. In fact, if the
SPSC internal buffer has size 1 it is possible that the write in the buffer is not
seen at line §7. because writes can be committed out-of-order in memory, and
also, the Write Memory Barrier (WMB) at line §3. is not sufficient, because it
ensures that only the previous writes are committed in memory. On the other
hand if the size of the SPSC buffer is at least 2 the first of the 2 writes will be
visible at line §7. because of the WMB instruction, thus the emptiness check
could never fail. From the above reasoning follows two theorems:
Theorem 4.1 The uSPSC queue is correct under any memory consistency
model that ensure W →W program order.
Theorem 4.2 The uSPSC queue is correct under any memory consistency
model provided that the size of the internal circular buffer is greater than 1.
5 Experiments
All reported experiments have been executed on an Intel workstation with 2
quad-core Xeon E5520 Nehalem (16 HyperThreads) @2.26GHz with 8MB L3
cache and 24 GBytes of main memory with Linux x86 64. The Nehalem pro-
cessor uses Simultaneous MultiThreading (SMT, a.k.a. HyperThreading) with
2 contexts per core and the Quickpath interconnect equipped with a distributed
cache coherency protocol. SMT technology makes a single physical processor
appear as two logical processors for the operating system, but all execution re-
sources are shared between the two contexts. We have 2 CPUs each one with
4 physical cores. The operating system (Linux kernel 2.6.20) sees the two per
core contexts as two distinct cores assigning to each one a different id whose
topology is sketched in Fig. 8.
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 C0  C1  C2  C3
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Ctx 0
Ctx 1    8  10   12   14 
   0    2    4    6
 C4  C5  C6  C7
CPU1
Ctx 0
Ctx 1    9  11   13   15 
   1    3    5    7
Figure 8: Core’s topology on the Intel Xeon E5520 workstation used for the
tests.
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Figure 9: Average latency time and standard deviation (in nanoseconds) of a
push/pop operation for the SPSC queue using different buffer size. The producer
(P) and the consumer (C) are pinned: on the same core (left), on different core
(middle), on different CPUs (right).
The methodology used in this paper to evaluate performance consists in
plotting the results obtained by running a simple synthetic benchmarks and a
very simple microkernel.
The first test is a 2-stage pipeline in which the first stage (P) pushes 1 million
tasks (a task is just a memory pointer) into a FIFO queue and the second
stage (C) pops tasks from the queue and checks for correct values. Neither
additional memory operations nor additional computation in the producer or
consumer stage is executed. With this simple test we are able to measure the
raw performance of a single push/pop operation by computing the average value
of 100 runs and the standard deviation.
In Fig. 9 are reported the values obtained running the first benchmark for
the SPSC queue, varying the buffer size. We tested 3 distinct cases obtained by
changing the physical mapping of the 2 threads corresponding to the 2 stages
of the pipeline: 1) the first and second stage of the pipeline are pinned on the
same physical core but on different HW contexts (P on core 0 and C on core 8),
2) are pinned on the same CPU but on different physical cores (P on core 0 and
C on core 2), and 3) are pinned on two cores of two distinct CPUs (P on core
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Figure 10: Average latency time and standard deviation (in nanoseconds) of
a push/pop operation for the unbounded SPSC queue (uSPSC) using different
internal buffer size. The producer (P) and the consumer (C) are pinned: on the
same core (left), on different core (middle), on different CPUs (right).
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Figure 11: Average latency time and standard deviation (in nanoseconds) of
a push/pop operation for the dynamic list-based SPSC queue (dSPSC) using
different internal cache size. The producer (P) and the consumer (C) are pinned:
on the same core (left), on different core (middle), on different CPUs (right).
0 and C on core 1). In Fig. 10 and in Fig. 11 are reported the values obtained
running the same benchmark using the unbounded SPSC (uSPSC) queue and
the dynamic list-based SPSC queue (dSPSC) respectively. On top of each bar
is reported the standard deviation in nanoseconds computed over 100 runs.
The SPSC queue is insensitive to buffer size in all cases. It takes on average
10–12 ns per queue operation with standard deviations less than 1 ns when the
producer and the consumer are on the same CPU, and takes on average 11–15
ns if the producer and the consumer are on separate CPUs. The unbounded
SPSC queue (Fig. 10) is more sensitive to the internal buffer size especially if the
producer and the consumer are pinned into separate CPUs. The values obtained
are extremely good if compared with the ones obtained for the dynamic list-
based queue (Fig. 11), and are almost the same if compared with the bounded
SPSC queue when using an internal buffer size greater than or equal to 512
entries.
The dynamic list-based SPSC queue is sensitive to the internal cache size
(implemented with a single SPSC queue). It is almost 6 times slower than
the uSPSC version if the producer and the consumer are not pinned on the
same core. In this case in fact, producer and consumer works in lock steps as
they share the same ALUs and so dynamic memory allocation is reduced with
13
L1 accesses L1 misses L2 accesses L2 misses
push 9,845,321 249,789 544,882 443,387
mpush 4,927,934 148,011 367,129 265,509
Table 1: push vs. mpush cache miss obtained using a SPSC of size 1024 and
performing 1 million push/pop operations.
 0
 5
 10
 15
 20
 25
 30
64 128 256 512 1k 2k 4k 8k
n
a
n
o
se
co
n
ds
buffer size
P and C on same core distinct contexts
mSPSC
muSPSC
 0
 5
 10
 15
 20
 25
 30
64 128 256 512 1k 2k 4k 8k
n
a
n
o
se
co
n
ds
buffer size
P and C on different cores same CPU
mSPSC
muSPSC
 0
 5
 10
 15
 20
 25
 30
64 128 256 512 1k 2k 4k 8k
n
a
n
o
se
co
n
ds
buffer size
P and C on different CPUs
mSPSC
muSPSC
Figure 12: Average latency time of a multi-push/pop operation for the bounded
and unbounded SPSC buffer. The multi-push internal buffer size is statically
set to 16 entries. The producer (P) and the consumer (C) are pinned: on the
same core (left), on different core (middle), on different CPUs (right).
performance improvement. Another point in this respect, is that the dynamic
list-based SPSC queue uses memory indirection to link together queue’s ele-
ments thus not fully exploiting cache locality. The bigger the internal cache the
better performance is obtained. It is worth to note that caching strategies for
dynamic list-based SPSC queue implementation, significantly improve perfor-
mance but are not enough to obtain optimal figures like those obtained in the
SPSC implementation.
We want now to evaluate the benefit of the cache optimization presented
in Sec. 2.1 for the SPSC and for the uSPSC queue. We refer to mSPSC and
to muSPSC the version of the SPSC queue and of the uSPSC queue which use
the mpush instead of the push method. Table 1 reports the L1 and L2 cache
accesses and misses for the push and mpush methods using a specific buffer size.
As can be noticed, the mpush method greatly reduce cache accesses and misses.
The reduced number of misses, and accesses in general, leads to better overall
performance. The average latency of a push/pop operation, decreases from 10–
11ns of the SPSC queue, to 6–9ns for the multi-push version. The comparison
of the push and mpush methods for both the SPSC and uSPSC queue, dis-
tinguishing the three mapping scenario for the producer and the consumer, are
shown in Fig. 12. The muSPSC queue is less sensitive to the cache optimization
introduced with the mpush method with respect to the uSPSC queue.
In order to test a simple but real application kernel we consider the code in
Fig. 13. The sequential execution of such code on a single core of the tested
architecture is 94.6ms. We parallelize the code into a pipeline of 2 stages, P
and C, as shown in Fig. 14. The 2 stages are connected by a FIFO queue. The
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1 int main() {
2 double x = 0.12345678, y=0.654321012;
3 for(int i=0;i<1000000;++i) {
4 x = 3.1415 ∗ sin(x);
5 y += x − cos(y);
6 }
7 return 0;
8 }
Figure 13: Microbenchmark: sequential code.
ls
1 void P() {
2 double x = 0.12345678;
3 for(int i=0;i<1000000;++i) {
4 x = 3.1415 ∗ sin(x);
5 Q.push(x);
6 }
7 }
8 void C() {
9 double x, y=0.654321012;
10 for(int i=0;i<1000000;++i) {
11 Q.pop(&x);
12 y += x − cos(y);
13 }
14 }
Figure 14: Microbenchmark: pipeline implementation.
results obtained considering for the queue the mSPSC, dSPSC and muSPSC
implementations are shown in Fig 15. As can be noticed the unbounded multi-
push implementation (muSPSC) obtain the best performance reaching a maxi-
mum speedup of 1.4, whereas the bounded multi-push implementation (mSPSC)
reaches a maximum speedup of 1.28 and finally the dynamic list-based queue
(dSPSC) does not obtain any performance improvement reaching a maximum
speedup of 0.98. This simple test, proves the effectiveness of the uSPSC queue
implementation with respect to the list-based FIFO queue implementation when
used in real case scenario.
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Figure 15: Average latency time (in nanoseconds) of the pipeline microbench-
mark implementation when using the mSPSC, dSPSC and muSPSC queue. P
and C are pinned: on the same core (left), on different core (middle), on different
CPUs (right).
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6 Conclusions
In this report we reviewed several possible implementations of fast wait-free
Single-Producer/Single-Consumer (SPSC) queue for shared cache multi-core
starting from the well-known Lamport’s circular buffer algorithm. A novel im-
plementation of unbounded wait-free SPSC queue has been introduced with
a formal proof of correctness. The new implementation is able to minimize
dynamic memory allocation/deallocation and increases cache locality thus ob-
taining very good performance figures on modern shared cache multi-core. We
believe that the unbounded SPSC algorithm presented here can be used as an
efficient alternative to the widely used list-based FIFO queue.
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